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Abstract. A Bang-Bang Clock-Data Recovery (CDR) for
10Gb/s optical transmission systems is presented. A direct
modulated architecture is used for the design. Its loop char-
acteristics can be derived using an analogy to 61 theory.
The circuit was produced and measured in a commercial
0.25µm BiCMOS technology with a transition frequency
fT=70GHz.
1 Introduction
Linear charge pump-PLLs with the so-called “Hogge” phase
detector (Hogge, 1985) played a long time a favorite role in
realizing Clock-Data-Recovery circuits for optical transmis-
sion systems. Its loop characteristic is well known (Gardner,
1980) and the low complexity of the phase detector allows
efﬁcient implementation. However, with the migration to
higher data rates the inﬂuence of second order effects in the
phase detector grows rapidly. Transition mismatches in the
data paths can result in a constant phase error, which is wors-
ening the bit-error-rate(BER) of the system. The trend to
higher integration density, system-on-chip and smaller pack-
ages made the search for other solutions inevitable.
2 Bang-Bang PLLs
TheoutputcharacteristicofaBang-Bangphasedetectordoes
not contain any information about the absolute value of the
phase error |φe|, but only about its sign, as it can be seen
at Fig. 1. Thus a linearized analysis of the loop behavior as
done in (Gardner, 1980) is not possible.
The ﬁrst systematical analysis of the bang-bang PLL
(Walker, 2003) describes its loop behavior using 61 con-
version theory in the phase domain.
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2.1 System analysis of 1st-order Bang-Bang PLL
To understand the system behavior of the Bang-Bang-PLL
we will priorly examine a simpliﬁed model of a 1st-order
Bang-Bang PLL (see Fig. 2).
It consists of a D-ﬂip-ﬂop and a voltage-controlled-
oscillator (VCO), that can be switched between two discrete
frequencies, which have a distance of fbb to its center fre-
quency f0. The ﬂip-ﬂop has the function of a Bang-Bang
phase-detector for a clock signal, instead of a NRZ-data sig-
nal as input signal. The applied clock signal with the fre-
quency fin is sampled by the ﬂip-ﬂop at the rising edge of
the VCO signal.
The VCO is controlled by the output Q of the ﬂip-ﬂop.
For its output frequency fout holds:
fout(Kin) =

f0 + fbb if Kin = 0
f0 − fbb if Kin = 1 (1)
2.2 Control mechanism of PLL for frequency deviation δf
We assume that the input signal has a clock frequency fin
which has a frequency deviation of δf to the VCOs center
frequency f0. Furthermore should be |δf|<fbb. Under these
conditions a square wave is generated at the control node Kin
of the VCO. The duty cycle C of this square wave is depen-
dent to the frequency deviation δf of the input signal. The
duty cycle C is given by (Walker, 2003)
C =

1
2
+
δf
2fbb

. (2)
2.3 Control mechanism of PLL to sinusoidal input jitter
Toexaminethecontrolmechanismofthecircuittosinusoidal
input jitter, we presume that the clock frequency of the input
fin is equal to the center frequency of the VCO (δf=0). Thus
the signal at the control node of the VCO has a duty cycle
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Fig. 1. Output characteristic of a Bang-Bang phase-detector
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2.2 Control mechanism of PLL for frequency deviation δf
We assume that the input signal has a clock frequency fin
which has a frequency deviation of δf to the VCOs center
frequency f0. Furthermore should be |δf| < fbb. Under
these conditions a square wave is generated at the control
node Kin of the VCO. The duty cycle C of this square wave
is dependent to the frequency deviation δf of the input sig-
nal. The duty cycle C is given by (Walker, 2003)
C =
µ
1
2
+
δf
2fbb
¶
(2)
2.3 Control mechanism of PLL to sinusoidal input jitter
Toexaminethecontrolmechanismofthecircuittosinusoidal
input jitter, we presume that the clock frequency of the input
fin is equal to the center frequency of the VCO (δf = 0).
Thus the signal at the control node of the VCO has a duty
cycle C = 0.5.
The input signal should now exhibit a sinusoidal jitter φD(t).
This jitter has a amplitude ˆ JUI(UI means Unit Interval that
is equivalent to a bit length TB) and a frequency fjitter and
is deﬁned by
φD(t) = 2π · ˆ JUI · sin(2πfjittert) (3)
moreover the following assumption should be made:
fin =
1
TB
>> fjitter (4)
As priorly presumed the data rate 1/TB (the clock frequency
fin respectively) is now equal to the center frequency f0, but
the VCO frequency changes from (f0−fbb) to (f0+fbb) and
vice-versa. Thus during every sample period TB the VCO
phase experiences a phase deviation φbb to the phase of the
ideal input signal without jitter.Which is
φbb = 2π · fbb · TB ˆ = 2π ·
fbb
f0
(5)
Now we can deﬁne a slew-rate SRbb of the PLL. It can be
calculated to
SRbb =
φbb
TB
= 2π · fbb (6)
This slew rate determines the maximum input jitter deviation
that could be transferred to the output. It follows for a given
input jitter φD that
δφD
δt
≤ SRTbb (7)
With the sinusoidal input jitter of Eq. 3 and Eq. 6 follows
that
ˆ JUI · 4π2fjitter · cos(2πfjittert) ≤ 2π · fbb (8)
Thus the loop condition is
2π ˆ JUI · fjitter ≤ fbb (9)
A Bang-Bang PLL is a so-called slew rate limited system.
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3 Bang-Bang phase detector
Until now we assumed that the PLL input signal is a clock
signal, in this case a D-ﬂip-ﬂop is sufﬁcient as phase detec-
tor. To implement the phase detector function for a NRZ-
data stream as PLL-input signal we will use the so called
Alexander-PD (Alexander, 1975).
The block diagram of this phase detector is shown on Fig. 3.
The circuit samples two consequent data bits A and B as
well as the transition T between the two bits. In two XOR-
gates the VCO-control signals UP and DOWN are created
(see Fig. 4).
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Fig. 4. Timing diagram of the Bang-Bang phase detector
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3.1 2nd-order Bang-Bang PLL
In the analysis in 2.3 we assumed that the data rate 1/TB(the
clock signal fin in the simpliﬁed model respectively) of the
system is equal to the center frequency of the VCO f0. Fur-
thermore we have seen in 2.2 that the 1st-order Bang-Bang
PLL has a very limited frequency range of 2 · fbb around the
center frequency f0.
In a real circuit the center frequency of the VCO has to be
guided towards the data rate 1/TB. This is achieved by the
means of a integrator consisting of a charge pump and a ca-
pacitor Clf, as depicted in Fig. 5. The output of this integra-
tor is connected to a separate control node of the VCO.
The mechanism of this frequency control is shown in detail
on Fig. 6. Assuming a data rate 1/TB equal to the center fre-
quency of the VCO, we get from Eq. 2 a duty cycle C of 0.5.
Thus a triangle signal with constant average can be seen at
the output of the integrator. The system is in equilibrium. If
the data rate 1/TB is lower than the center frequency f0 of
the VCO the duty cycle C of the phase detector output will
be smaller than 0.5. Thus the average of the triangle signal
will decrease, which again regulates the VCO frequency ver-
sus a lower frequency. An analogous behavior can be seen
for data rates 1/TB higher than the center frequency f0.
4 Dimensioning for SONET-Speciﬁcations
The most important speciﬁcations of a CDR circuit are its
1. Jitter transfer
t
1/fJitter2 1/fJitter1
JUI1
JUI2
w
0 dB
Jitter Transfer
fcutoff2 fcutoff1 = 2 * fcutoff2
Jitter Amplitude
dJ/dt= max.
Fig. 7. Jitter transfer characteristics for two different jitter ampli-
tudes
2. Jitter tolerance
3. Jitter generation
The following section explains the way how PLL-parameters
have inﬂuence on these speciﬁcations.
4.1 Jitter transfer
The jitter transfer gives the quantity of jitter that is passed
from the CDR-input to its output.
In 2.3 we showed that the control behavior of the Bang-
Bang-CDR is limited by its slew rate. From Eq. 9 follows
that the jitter transfer is dependent on the jitter amplitude.
The jitter transfer for two different jitter amplitudes ˆ JUI1 and
ˆ JUI2 is shown on Fig. 7.
For jitter frequencies < fcutoff the control condition Eq. 9 is
fulﬁlled. Thus for jitter transfer can be written
Jout
Jin
≈ 1 (10)
When control condition Eq. 9 is not fulﬁlled the slewing be-
gins. As it can be seen on Fig. 8 the output phase Φout is
now triangle-shaped for a sinusoidal input phase Φin. The
jitter transfer function can now be approximated.(Lee et al.,
2004)
¯ ¯
¯
¯
Φout
Φin
¯ ¯
¯
¯ ≈
ˆ Φout
ˆ Φin
=
fbb · ∆T
ˆ Φin
=
fbb
4 · fjitter · ˆ Φin
(11)
This function has a slope of −20dB/Decade.
4.2 Jitter tolerance
The jitter tolerance determines the peak-to-peak value JP−P
of the input jitter for a jitter frequency fjitter, that can be
applied to the CDR input without worsening the bit-error-
rate (BER) of 10−12. In the SONET speciﬁcations a jitter
tolerance mask is given that must be respected by the jitter
tolerance characteristic of the Bang-Bang CDR.(see Fig. 9).
The jitter tolerance characteristic of a Bang-Bang CDR can
be divided in three different regions. The slew-rate-limiting
leadstoaslopeof−20dB/Decadeinthemiddleregionofthe
characteristic(see Eq. 11). In the low frequency regions the
increasing inﬂuence of the integrator path of the frequency
Fig. 5. 2nd-order Bang-Bang PLL with Integrator for frequency
control.
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In the analysis in 2.3 we assumed that the data rate 1/TB(the
clock signal fin in the simpliﬁed model respectively) of the
system is equal to the center frequency of the VCO f0. Fur-
thermore we have seen in 2.2 that the 1st-order Bang-Bang
PLL has a very limited frequency range of 2 · fbb around the
center frequency f0.
In a real circuit the center frequency of the VCO has to
be guided towards the data rate 1/TB. This is achieved by
the means of a integrator consisting of a charge pump and
a capacitor Clf, as depicted in Fig. 5. The output of this
integrator is connected to a separate control node of the
VCO.
Themechanismofthisfrequencycontrolisshownindetail
on Fig. 6. Assuming a data rate 1/TB equal to the center
frequency of the VCO, we get from Eq. 2 a duty cycle C of
0.5. Thus a triangle signal with constant average can be seen
at the output of the integrator. The system is in equilibrium.
If the data rate 1/TB is lower than the center frequency f0 of
the VCO the duty cycle C of the phase detector output will be
smaller than 0.5. Thus the average of the triangle signal will
decrease, which again regulates the VCO frequency versus a
lower frequency. An analogous behavior can be seen for data
rates 1/TB higher than the center frequency f0.
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thermore we have seen in 2.2 that the 1st-order Bang-Bang
PLL has a very limited frequency range of 2 · fbb around the
center frequency f0.
In a real circuit the center frequency of the VCO has to be
guided towards the data rate 1/TB. This is achieved by the
means of a integrator consisting of a charge pump and a ca-
pacitor Clf, as depicted in Fig. 5. The output of this integra-
tor is connected to a separate control node of the VCO.
The mechanism of this frequency control is shown in detail
on Fig. 6. Assuming a data rate 1/TB equal to the center fre-
quency of the VCO, we get from Eq. 2 a duty cycle C of 0.5.
Thus a triangle signal with constant average can be seen at
the output of the integrator. The system is in equilibrium. If
the data rate 1/TB is lower than the center frequency f0 of
the VCO the duty cycle C of the phase detector output will
be smaller than 0.5. Thus the average of the triangle signal
will decrease, which again regulates the VCO frequency ver-
sus a lower frequency. An analogous behavior can be seen
for data rates 1/TB higher than the center frequency f0.
4 Dimensioning for SONET-Speciﬁcations
The most important speciﬁcations of a CDR circuit are its
1. Jitter transfer
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2. Jitter tolerance
3. Jitter generation
The following section explains the way how PLL-parameters
have inﬂuence on these speciﬁcations.
4.1 Jitter transfer
The jitter transfer gives the quantity of jitter that is passed
from the CDR-input to its output.
In 2.3 we showed that the control behavior of the Bang-
Bang-CDR is limited by its slew rate. From Eq. 9 follows
that the jitter transfer is dependent on the jitter amplitude.
The jitter transfer for two different jitter amplitudes ˆ JUI1 and
ˆ JUI2 is shown on Fig. 7.
For jitter frequencies < fcutoff the control condition Eq. 9 is
fulﬁlled. Thus for jitter transfer can be written
Jout
Jin
≈ 1 (10)
When control condition Eq. 9 is not fulﬁlled the slewing be-
gins. As it can be seen on Fig. 8 the output phase Φout is
now triangle-shaped for a sinusoidal input phase Φin. The
jitter transfer function can now be approximated.(Lee et al.,
2004)
¯ ¯
¯
¯
Φout
Φin
¯ ¯
¯
¯ ≈
ˆ Φout
ˆ Φin
=
fbb · ∆T
ˆ Φin
=
fbb
4 · fjitter · ˆ Φin
(11)
This function has a slope of −20dB/Decade.
4.2 Jitter tolerance
The jitter tolerance determines the peak-to-peak value JP−P
of the input jitter for a jitter frequency fjitter, that can be
applied to the CDR input without worsening the bit-error-
rate (BER) of 10−12. In the SONET speciﬁcations a jitter
tolerance mask is given that must be respected by the jitter
tolerance characteristic of the Bang-Bang CDR.(see Fig. 9).
The jitter tolerance characteristic of a Bang-Bang CDR can
be divided in three different regions. The slew-rate-limiting
leadstoaslopeof−20dB/Decadeinthemiddleregionofthe
characteristic(see Eq. 11). In the low frequency regions the
increasing inﬂuence of the integrator path of the frequency
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control results in a slope of −40dB/Decade. For jitter am-
plitudes lower than 0.15UI the jitter has no inﬂuence on the
BER, thus the jitter tolerance characteristic is ﬂat in this re-
gion.
4.3 Jitter generation
The jitter generation numbers the amount of jitter that ex-
hibits the recovered clock of the CDR with a ideal input sig-
nal without jitter.
The SONET-Speciﬁcation allows a jitter generation of
JP−P ≤ 0.1UI for 50kHz ≤ fjitter ≤ 80MHz (12)
For a Bit-Error-Rate of 10−12 we get a rms-value of the jitter
JRMS =
JP−P
2 ·
√
2erfc
−1(2 · BER)
≈
JP−P
14
b = 0.7ps
(13)
The two dominant sources for jitter in a Bang-Bang-CDR are
the phase noise L of the VCO and the so-called ’hunting’-
jitter JrmsBB that is generated by the VCO switching.
The phase noise L is high-pass ﬁltered in the PLL with a
transfer function
GHP(s) =
s
1 + s/ω−3dBPLL
(14)
The resulting jitter Jrmsvco(in UI) can be calculated with
Jrmsvco =
1
2π
s
2 ·
Z f2
f1
|GHP(j2πf)|L(f)df (15)
With a NRZ-coded PRBS data stream VData
VD(t − nTB) ∈ [0;1] mit n = 1,2,3,4...
und TB = bit length
(16)
as input signal results a VCO output signal
VV CO(t) = ˆ V · sin[(ω0 + ωbb · Xmod(t)) · t] (17)
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with
Xmod(t) =
½
0 if VD(t − nTB) = VD(t − (n − 1)TB)
±1 if VD(t − nTB) 6= VD(t − (n − 1)TB) (18)
The rms-value of the jitter can be calculated integrating the
spectrum of Eq. 17 over the frequency range
JrmsBB =
1
2π
s
2 ·
Z f2
f1
FT [VV CO(t)](f)df (in UI)
(19)
As both jitter sources are uncorrelated, the overall jitter
can be calculated with
J2
rmsges = J2
rmsV CO + J2
rmsBB (20)
5 Measurement results
A CDR-prototype was produced in a commercial 0.25µm
BiCMOS technology. Fig. 12 shows the CDR block diagram
and Fig. 11 the die photography of the prototype. The power
consumption of the IC is 750mW. On Fig. 10 is shown the
jitter histogram of the recovered clock from a 231−1 PRBS-
input signal. The measured rms-value of the jitter is 1.15ps.
6 Conclusions
The use of linear charge pump PLLs with ’Hogge’-phase de-
tector for clock-data-recovery in optical 10Gb/s systems is
limited by the increasing inﬂuence of parasitic effects on the
loop performance. Bang-Bang-CDRs present a promising al-
ternative to linear CDRs. A direct modulated Bang-Bang-
CDR for 10Gb/s SONET application was presented. The
system behavior of the circuit was described be the means of
a non-linear approach (Walker, 2003). These insights were
used to determine the PLL-parameter which have inﬂuence
on the most important SONET-speciﬁcations.
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When control condition Eq. 9 is not fulﬁlled the slewing be-
gins. As it can be seen on Fig. 8 the output phase 8out is now
triangle-shaped for a sinusoidal input phase 8in. The jitter
transfer function can now be approximated.(Lee et al., 2004)


 
8out
8in


  ≈
ˆ 8out
ˆ 8in
=
fbb · 1T
ˆ 8in
=
fbb
4 · fjitter · ˆ 8in
. (11)
This function has a slope of −20dB/Decade.
4.2 Jitter tolerance
The jitter tolerance determines the peak-to-peak value JP−P
of the input jitter for a jitter frequency fjitter, that can be
applied to the CDR input without worsening the bit-error-
rate (BER) of 10−12.
In the SONET speciﬁcations a jitter tolerance mask is
given that must be respected by the jitter tolerance charac-
teristic of the Bang-Bang CDR (see Fig. 9).
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The jitter tolerance characteristic of a Bang-Bang CDR
can be divided in three different regions. The slew-rate-
limiting leads to a slope of −20dB/Decade in the middle
region of the characteristic(see Eq. 11). In the low frequency
regions the increasing inﬂuence of the integrator path of the
frequency control results in a slope of −40dB/Decade. For
jitter amplitudes lower than 0.15UI the jitter has no inﬂu-
ence on the BER, thus the jitter tolerance characteristic is ﬂat
in this region.
4.3 Jitter generation
The jitter generation numbers the amount of jitter that ex-
hibits the recovered clock of the CDR with a ideal input sig-
nal without jitter.
The SONET-Speciﬁcation allows a jitter generation of
JP−P ≤ 0.1UI for 50kHz ≤ fjitter ≤ 80MHz (12)N. Dodel and H. Klar: 10Gb/s Bang-Bang Clock and Data Recovery (CDR) 297
For a Bit-Error-Rate of 10−12 we get a rms-value of the jitter
JRMS=
JP−P
2·
√
2erfc−1(2·BER)
≈
JP−P
14
b =0.7ps. (13)
The two dominant sources for jitter in a Bang-Bang-CDR are
the phase noise L of the VCO and the so-called “hunting”-
jitter JrmsBB that is generated by the VCO switching.
The phase noise L is high-pass ﬁltered in the PLL with a
transfer function
GHP(s) =
s
1 + s/ω−3dBPLL
. (14)
The resulting jitter Jrmsvco(in UI) can be calculated with
Jrmsvco =
1
2π
s
2 ·
Z f2
f1
|GHP(j2πf)|L(f)df . (15)
With a NRZ-coded PRBS data stream VData
VD(t − nTB) ∈ [0;1] mit n = 1,2,3,4...
und TB = bit length (16)
as input signal results a VCO output signal
VVCO(t) = ˆ V · sin[(ω0 + ωbb · Xmod(t)) · t] (17)
with
Xmod(t) =

0 if VD(t − nTB) = VD(t − (n − 1)TB)
±1 if VD(t − nTB) 6= VD(t − (n − 1)TB) (18)
The rms-value of the jitter can be calculated integrating the
spectrum of Eq. 17 over the frequency range
JrmsBB=
1
2π
s
2·
Z f2
f1
FT [VVCO(t)](f)df (in UI). (19)
As both jitter sources are uncorrelated, the overall jitter
can be calculated with
J2
rmsges = J2
rmsVCO + J2
rmsBB . (20)
5 Measurement results
A CDR-prototype was produced in a commercial 0.25µm
BiCMOS technology. Figure 12 shows the CDR block di-
agram and Fig. 11 the die photography of the prototype.
The power consumption of the IC is 750mW. On Fig. 10
is shown the jitter histogram of the recovered clock from a
231−1 PRBS-input signal. The measured rms-value of the
jitter is 1.15ps.
6 Conclusions
The use of linear charge pump PLLs with “Hogge”-phase de-
tector for clock-data-recovery in optical 10Gb/s systems is
limited by the increasing inﬂuence of parasitic effects on the
loop performance. Bang-Bang-CDRs present a promising al-
ternative to linear CDRs. A direct modulated Bang-Bang-
CDR for 10Gb/s SONET application was presented. The
system behavior of the circuit was described be the means of
a non-linear approach (Walker, 2003). These insights were
used to determine the PLL-parameter which have inﬂuence
on the most important SONET-speciﬁcations.
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